PARITYQC TECHNOLOGY

Parity Twine Compiler

Parity Twine is the compiler technology behind our products. A breakthrough method for implementing quantum algorithms on any type of hardware with record efficiency, it optimizes the two crucial metrics of gate count and circuit depth. By adapting to the native connectivity of each hardware platform, it eliminates costly operations like SWAP gates and enables efficient, scalable circuit synthesis.

Test it

Compile your circuits with maximum efficiency and minimal overhead in two-qubit gates. Eliminate the need for costly SWAP operations with the unique Parity Twine Technology and leverage the full potential of quantum hardware today. 

PARITYQC ENVIRONMENT

ParityOS Twine Compiler

Test the ParityOS Twine Compiler as a free trial. A breakthrough method for implementing quantum algorithms on any type of hardware with record efficiency, it optimizes the two crucial metrics of gate count and circuit depth.

Get your free trail
EXTERNAL FUNCTION

Parity Twine Optimizer

Run the Parity Twine Optimizer on IBM Quantum as a Qiskit Function. Available in the IBM Qiskit Functions Catalog with a 30-day free trial for IBM Quantum Network members. Bring record-efficient compilation into your own optimization problems and test it on real hardware, without changing your setup.

More information Test it now

Use it

From our enabling software to the compiler technology itself: put record-efficient compilation to work directly through ParityQC. Fewer gates, less circuit depth, on any hardware connectivity, with no manual tuning required.

TECHNOLOGY

ParityOS Twine Compiler

The record-efficient compilation technology itself, hardware independent and delivered through ParityOS, ParityQC's enabling software suite. The same compilation that powers the Parity Twine Optimizer, ready to integrate into your own stack.

Request usage
PRODUCT

ParityOS

ParityOS is an all-in-one operating system providing the framework to implement the technology of the Parity Environment directly within quantum hardware. At its heart is the Compiler, which transforms real-world problems into scalable layouts with record-low circuit depth.

About ParityOS Read the docs

Understand it

Parity Flow Visualizer
TOOL

Parity Flow Visualizer

An interactive tool that makes the compilation flow visible: follow how problems are mapped and optimized on the ParityQC Architecture. Ideal for learning, onboarding and demos. The tool runs directly in your browser, no installation needed, and now openly available on GitHub via the link below.

Try it now Discover the theory

Research & Development

Everything on this page is grounded in peer-reviewed research. The Parity Twine Compilation and the ParityQC Architecture are documented in published results, from record-efficient compilation to error-corrected quantum computing. Explore the papers behind the technology.

Read the papers